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A family of general-purpose miniature
housings has been designed to contain
diverse sensors, actuators, and drive cir-
cuits plus associated digital electronic
readout and control circuits. Each hous-
ing fits within an envelope having dimen-
sions of about 2-1⁄4 by 1-3⁄4 by 1⁄2 in. (about
5.7 by 4.4 by 1.3 cm). Each housing can
be secured to a mating carrier by use of
screws or epoxy; this mounting scheme
helps the housings and their contents to
withstand severe vibrations and ensures
thermal conduction for dissipation of
heat generated during operation of the
contained circuitry. The circuits con-
tained in the housings communicate with
the external world via standard RS-485 in-
terfaces. Multiple units comprising hous-
ings and their contents can easily be elec-
trically connected together in a
daisy-chain arrangement, within which
individual units are addressable via the
RS-485 bus. Hence, a single master com-
puter connected to the bus can program,
or read data from, any or all such units.
Examples of such units include small
motor drives, programmable thermo-
stats, data loggers, and programmable
controllers. There are numerous poten-
tial uses for these units in medical equip-
ment, automotive electronics, manufac-
turing equipment, and robots.
This work was done by David E. Howard,
Dennis A. Smith, and Dean C. Alhorn of Mar-
shall Space Flight Center. Further informa-
tion is contained in a TSP (see page 1).
This invention is owned by NASA, and a
patent application has been filed. For further
information, contact Sammy Nabors, MSFC
Commercialization Assistance Lead, at sammy.
a.nabors@nasa.gov. Refer to MFS-32000-1.
Miniature Housings for Electronics With Standard Interfaces
Marshall Space Flight Center, Alabama
mated to be approximately one hole per
50 two-ring repeat units of polyaniline,
consistent with the rather high channel
conductivity (≈10–3 S/cm). Reducing or
eliminating the PEO content of the
fibers is expected to enhance the prop-
erties of future versions of this transistor. 
This work was done by Noulie Theofylak-
tos, Daryl Robinson, and Félix Miranda of
Glenn Research Center; Nicholas Pinto
of the University of Puerto Rico; Alan John-
son, Jr. and Alan MacDiarmid of the Uni-
versity of Pennsylvania; and Carl Mueller
of Analex Corp. Further information is con-
tained in a TSP (see page 1).
Inquiries concerning rights for the commer-
cial use of this invention should be addressed
to NASA Glenn Research Center, Innovative
Partnerships Office, Attn: Steve Fedor, Mail
Stop 4–8, 21000 Brookpark Road, Cleve-
land, Ohio 44135. Refer to LEW-17933-1.
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Figure 2. These Current-Versus-Voltage Characteristics were obtained from measurements on the FET
of Figure 1. The measurements were made at various values of back gate voltage (VG) representative
of the accumulation and depletion modes. 
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